专业护法。
Clock: CK and CK are differential clock inputs. All address and control input signals are sampled on the crossing of thepositive edge of CK and negative edge of CK. Output (read) data is referenced to the crossings of CK and CK (bothdirections of crossing).